Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Residue checking apparatus for detecting errors in add, subtract, multiply, divide and square root operations

Residue checking apparatus for detecting errors in add, subtract, multiply, divide and square root operations

US Patent 4926374 · Granted May 15, 1990

Estimated economic value: $18,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor-based system hybrid ring bus interconnects, and related devices, proce2015
Arbitrating bus transactions on a communications bus based on bus device health 2015
Method and apparatus for scalable network transaction identifier for interconnec2014
Methods and apparatuses for trace multicast across a bus structure, and related 2014
Memory controllers, systems and methods for applying page management policies ba2013
Methods and apparatus for reducing transfer qualifier signaling on a two-channel2013
Method and apparatus for transmitting memory pre-fetch commands on a bus2011
Scalable bus structure2011
Scalable bus structure2009
Apparatus and methods for weighted bus arbitration among a plurality of master d2008
Scalable bus structure2007
Method and apparatus for allocating bandwidth on a transmit channel of a bus2007