{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses", "item": "https://www.patentleaderboard.com/patent/4926317"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses

Hierarchical memory system with logical cache, physical cache, and address translation unit for generating a sequence of physical addresses

US Patent 4926317 · Granted May 15, 1990

Estimated economic value: $2,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Static identifications in object-based memory access2025
Registers in a vector processor that store addresses for accessing vectors2025
Method for storing and accessing a data operand in a memory unit2025
Universal pointers for data exchange in a computer system having independent pro2025
Domain crossing in executing instructions in computer processors2025
Memory access control through permissions specified in page table entries for ex2025
Processors with security levels adjustable per applications2025
Reduce data traffic between cache and memory via data access of variable sizes2024
Dynamic configuration of a computer processor based on the presence of a hypervi2024
Security configurations in page table entries for execution domains2024
Cache with set associativity having data defined cache sets2024
Cache systems for main and speculative threads of processors2024