Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single cycle merge/logic unit

Single cycle merge/logic unit

US Patent 4903228 · Granted Feb 20, 1990

Estimated economic value: $13,849,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decimal floating-point instruction in a round-for-reround mode2025
Prepare for shorter precision (round for reround) mode in a decimal floating-poi2023
Method and apparatus for providing a hybrid computing environment2014
Verifying floating point square root operation results2014
Method, system and computer program product for verifying floating point divide 2014
Method, system and computer program product for detecting errors in fixed point 2014
Executing fixed point divide operations using a floating point multiply-add pipe2013
Method, system and computer program product for determining required precision i2013
Handling denormal floating point operands when result must be normalized2012
Method and system for checking rotate, shift and sign extension functions using 2011
System and method for a floating point unit with feedback prior to normalization2010
Handling denormal floating point operands when result must be normalized2008