Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast fourier transform architecture using hybrid n-bit-serial arithmetic

Fast fourier transform architecture using hybrid n-bit-serial arithmetic

US Patent 4868776 · Granted Sep 19, 1989

Estimated economic value: $3,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for controlling peak to average power ratio2018
Deskew FIFO buffer with simplified initialization2017
Capture selection for digital pre-distortion adaptation and capture concatenatio2016
Local oscillator phase noise tracking for single carrier transmission2016
Apparatus and method for multilevel coding in communication systems2016
Flip-flop-based clock deskew circuit2015
Filtering pre-fetch requests to reduce pre-fetching overhead2015
Dual loop digital predistortion for power amplifiers2015
Hexagonal constellations and decoding same in digital communication systems2015
Transmitter first/second digital predistortion and first/second adaption circuit2015
Crest factor reduction for signals with dynamic power and frequency distribution2015
Power-indexed look-up table design of digital pre-distortion for power amplifier2014