Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for an extended arithmetic logic unit for expediting selected floating point operations

Apparatus and method for an extended arithmetic logic unit for expediting selected floating point operations

US Patent 4811272 · Granted Mar 7, 1989

Estimated economic value: $14,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for clock gating2025
Instructions and logic to provide SIMD SM4 cryptographic block cipher functional2025
Selectable and hierarchical power management2024
Rotate instructions that complete execution either without writing or reading fl2024
Instruction subset implementation for low power operation2024
Instructions and logic to provide SIMD SM4 cryptographic block cipher2023
Apparatus and method for executing Boolean functions via forming indexes to an i2023
Method of cache prefetching that increases the hit rate of a next faster cache2023
Method and apparatus to process SHA-2 secure hashing algorithm2023
Addition instructions with independent carry chains2022
Instructions and logic to provide SIMD SM4 cryptographic block cipher functional2022
Rotate instructions that complete execution either without writing or reading fl2021