Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS integrated devices in seeded islands

CMOS integrated devices in seeded islands

US Patent 4799097 · Granted Jan 17, 1989

Estimated economic value: $4,753,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for simulating resistor characteristics at high electric fields2007
High performance voltage control diffusion resistor2006
Method of making CMOS integrated devices in seeded islands1991
Method of making CMOS integrated devices in seeded islands1991
Process for forming LDD MOS/CMOS structures1987
Totally self-aligned CMOS process1987
MOSFET process using implantation through silicon1987
Formation of self-aligned stacked CMOS structures by lift-off1987
Fabrication process for aligned and stacked CMOS devices1987
Use of selectively deposited tungsten for contact formation and shunting metalli1987
Programmable read only memory using a tungsten fuse1987