Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Totally self-aligned CMOS process

Totally self-aligned CMOS process

US Patent 4701423 · Granted Oct 20, 1987

Estimated economic value: $5,830,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making CMOS integrated devices in seeded islands1991
CMOS integrated devices in seeded islands1989
Process for forming LDD MOS/CMOS structures1987
MOSFET process using implantation through silicon1987
Formation of self-aligned stacked CMOS structures by lift-off1987
Fabrication process for aligned and stacked CMOS devices1987
Use of selectively deposited tungsten for contact formation and shunting metalli1987
Programmable read only memory using a tungsten fuse1987