Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a power IC structure with enhancement and/or CMOS logic

Method of making a power IC structure with enhancement and/or CMOS logic

US Patent 4795716 · Granted Jan 3, 1989

Estimated economic value: $10,147,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shielded trench devices2025
Systems and methods of unwanted harmonic content removal for power conversion2025
Field stop IGBT with grown injection region2025
High voltage edge termination structure for power semiconductor devices2025
High voltage edge termination structure for power semiconductor devices and manu2024
High voltage edge termination structure for power semiconductor devices and manu2024
Back side dopant activation in field stop IGBT2023
Shielded gate trench MOSFET devices2023
Shielded gate trench MOSFET devices2023
Shielded gate trench MOSFET devices2023
Electrical circuits for power factor correction by measurement and removal of ov2023
Sawtooh electric field drift region structure for planar and trench power semico2023