Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined data processing system utilizing ideal floating point execution condition detection

Pipelined data processing system utilizing ideal floating point execution condition detection

US Patent 4773035 · Granted Sep 20, 1988

Estimated economic value: $22,109,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock distribution system for reducing clock skew between processors in a dual s1996
Expedited execution of pipelined command having self-ordering operand processing1996
System for processing eight bytes or less by the move, pack and unpack instructi1995
Selectable timing delay system1995
Method and apparatus for generating multiples of BCD number1993
Apparatus for synchronously switching frequency source1989
Deterministic clock control apparatus for a data processing system1989
Multimode scan apparatus1989
Divider with quotient digit prediction1989
Saving registers in data processing apparatus1989
Method and apparatus for performing a pseudo branch in a microword controlled co1989
High speed floating-point unit1989