Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making integrated circuit with pair of MOS field effect transistors sharing a common source/drain region

Method of making integrated circuit with pair of MOS field effect transistors sharing a common source/drain region

US Patent 4772568 · Granted Sep 20, 1988

Estimated economic value: $12,317,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Micro photoluminescence imaging2021
Micro photoluminescence imaging with optical filtering2019
Micro photoluminescence imaging with optical filtering2018
Micro photoluminescence imaging2018
Determining composition of mixed dielectrics2004
Steady state method for measuring the thickness and the capacitance of ultra thi2004
Measurement of different mobile ion concentrations in the oxide layer of a semic2003
Method for forming dielectrically isolated transistor1990
Method for making a silicon-on-insulator substrate1990
High temperature annealing to improve SIMOX characteristics1989
Determination of substrate temperature used during oxygen implantation of SIMOX 1989
Optical reflectance method of examining a SIMOX article1988