Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Capacitor-plate bias generator for CMOS DRAM memories

Capacitor-plate bias generator for CMOS DRAM memories

US Patent 4769784 · Granted Sep 6, 1988

Estimated economic value: $3,400,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra-low supply-voltage static random-access memory (SRAM) with 8-transistor ce2021
Apparatus, method and system for providing AC line power to lighting devices2020
Apparatus, method and system for providing AC line power to lighting devices2019
Apparatus, method and system for providing AC line power to lighting devices2017
Apparatus, method and system for providing AC line power to lighting devices2016
Apparatus and method for providing AC line power to lighting devices2015
Apparatus, method and system for providing AC line power to lighting devices2015
Apparatus, method and system for providing AC line power to lighting devices2013
CMOS limited-voltage-swing clock driver for reduced power driving high-frequency1998
Six-transistor cell with wide bit-line pitch, double words lines, and bit-line c1996
Noise reducing output buffer circuit with feedback path1992
Output buffer preconditioning circuit1991