Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit clock bus layout delay system

Integrated circuit clock bus layout delay system

US Patent 4769558 · Granted Sep 6, 1988

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for area efficient charge-based capacitance measurement2006
Process monitor with statistically selected ring oscillator2003
Method and apparatus for indentifying causes of poor silicon-to-simulation corre2002
Layout architecture for core I/O buffer2000
I/O driver design for simultaneous switching noise minimization and ESD performa1998
Update scheme for impedance controlled I/O buffers1998
Process monitor usig impedance controlled I/O controller1997
Output buffer having transmission gate and isolated supply terminals1997
Temperature compensated output buffer1988
Built-in self-test system for VLSI circuit chips1987