Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ROM having bit lines interlaced with column lines and cell column selection according to regularly interlaced logical fields

ROM having bit lines interlaced with column lines and cell column selection according to regularly interlaced logical fields

US Patent 4758989 · Granted Jul 19, 1988

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-latch sense timing in a one-time-programmable memory architecture2019
Refresh request queuing circuitry2018
Self-latch sense timing in a one-time-programmable memory architecture2018
Refresh request queuing circuitry2015
Concurrent memory bank access and refresh request queuing2013
Circuit that facilitates proximity communication2013
Area efficient high-speed dual one-time programmable differential bit cell2012
Steering fabric that facilitates reducing power use for proximity communication2012
Offset cancellation in a capacitively coupled amplifier2012
Using floating fill metal to reduce power use for proximity communication2011
Content addressable memory (CAM) devices having soft priority resolution circuit2010
Integrated circuit random access memory capable of automatic internal refresh of2009