Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area efficient high-speed dual one-time programmable differential bit cell

Area efficient high-speed dual one-time programmable differential bit cell

US Patent 8324663 · Granted Dec 4, 2012

Estimated economic value: $8,916,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sense amplifier look-through latch for FAMOS-based EPROM2022
Self-latch sense timing in a one-time-programmable memory architecture2019
Self-latch sense timing in a one-time-programmable memory architecture2019
Self-latch sense timing in a one-time-programmable memory architecture2018
Self-latch sense timing in a one-time-programmable memory architecture2018
Semiconductor memory cell multi-write avoidance encoding apparatus, systems and 2017
Segmented ternary content addressable memory search architecture2010
CMOS voltage booster circuits2007
CMOS voltage booster circuit2005
CMOS voltage booster circuits2005
MOSFET with reduced threshold voltage and on resistance and process for its manu2004
Grape handling and storage bag2000