Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated insulated-gate field-effect transistor circuit for evaluating the voltage of a node to be sampled against a fixed reference voltage

Integrated insulated-gate field-effect transistor circuit for evaluating the voltage of a node to be sampled against a fixed reference voltage

US Patent 4742253 · Granted May 3, 1988

Estimated economic value: $18,488,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DMA module having plurality of first addressable locations and determining if fi2007
Spurious-emission-reducing terminal configuration for an integrated circuit1999
MOS driver circuit for suppressing interference by preventing shunt currents1997
Method of setting the output current of a monolithic integrated pad driver1995
Protective circuit for protecting contacts of monolithic integrated circuits by 1994
Filter circuit for generating a VCO control voltage responsive to the output sig1990
Protective arrangement for MOS circuits1989
Serial first-in-first-out (FIFO) memory and method for clocking the same1989
Integrated matrix of nonvolatile, reprogrammable storage cells1988
Electrically programmable semiconductor memory showing redundance1988
Electrically programmable memory matrix1986
Electrically erasable memory matrix (EEPROM)1985