Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Depletion-mode FET for the regulation of the on-chip generated substrate bias voltage

Depletion-mode FET for the regulation of the on-chip generated substrate bias voltage

US Patent 4739191 · Granted Apr 19, 1988

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphics controller integrated circuit without memory interface2006
Graphics controller integrated circuit without memory interface2005
Graphics controller integrated circuit without memory interface2004
Graphics controller integrated circuit without memory interface2002
NMOS dynamic content-addressable-memory CAM cell with self-booting pass transist2000
Graphics controller integrated circuit without memory interface pins and associa2000
Graphics controller integrated circuit without memory interface1997
Graphics controller integrated circuit without memory interface1997
Dynamic logic having power-down mode with periodic clock refresh for a low-power1996
Multiple probing of an auxilary test pad which allows for reliable bonding to a 1996
Shunt circuit for electrostatic discharge protection1994
Input protection device for integrated circuits1988