Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller

Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller

US Patent 5587672 · Granted Dec 24, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Panel self-refresh (PSR) transmission of bulk data2022
Methods and systems for determining a photovoltaic system layout2019
Methods and systems for determining obstruction setbacks in a photovoltaic syste2019
Display control based on a digital signal2018
Methods and systems for designing photovoltaic systems2017
Techniques to control self refresh display functionality2015
Techniques to control self refresh display functionality2015
Techniques to control self refresh display functionality2015
Techniques to control display activity2015
Techniques for aligning frame data2014
Techniques to control self refresh display functionality2014
Techniques for aligning frame data2014