Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabricating a CMOS transistor having low threshold voltages using self-aligned silicide polysilicon gates and silicide interconnect regions

Fabricating a CMOS transistor having low threshold voltages using self-aligned silicide polysilicon gates and silicide interconnect regions

US Patent 4703552 · Granted Nov 3, 1987

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices comprising magnetic tracks individually comprising a plurality of2024
Memory devices comprising magnetic tracks individually comprising a plurality of2021
Memory devices comprising magnetic tracks individually comprising a plurality of2018
Memory devices comprising magnetic tracks individually comprising a plurality of2015
Method for manufacturing differential isolation structures in a semiconductor el2010
Method for manufacturing non-volatile memory cells on a semiconductor substrate2006
Method for manufacturing non-volatile memory cells on a semiconductor substrate2006
Integrated resistor, phase-change memory element including this resistor, and pr2005
Process of final passivation of an integrated circuit device2005
Matrix of memory cells fabricated by means of a self-aligned source process, com2004
Method of manufacturing an integrated semiconductor device having a nonvolatile 2004
Currency note comprising an integrated circuit2003