{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory for a digital data processing system including circuit for controlling refresh operations during power-up and power-down conditions", "item": "https://www.patentleaderboard.com/patent/4700330"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory for a digital data processing system including circuit for controlling refresh operations during power-up and power-down conditions

Memory for a digital data processing system including circuit for controlling refresh operations during power-up and power-down conditions

US Patent 4700330 · Granted Oct 13, 1987

Estimated economic value: $60,965,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system of exchanging information between processors2014
Method and system for presenting an interrupt request to processors executing in2012
Method and system of copying a memory area between processor elements for lock-s2011
Method and system of determining the execution point of programs executed in loc2010
Method and system of copying memory from a source processor to a target processo2009
Method and system of bringing processors to the same computational point2009
Tuning core voltages of processors2009
Method and system of determining whether a user program has made a system level 2008
Method and system of executing duplicate copies of a program in lock step2008
Method and system executing user programs on non-deterministic processors2008
System and method for configuring adaptive sets of links between routers in a sy2005
Data storage system having master-slave arbiters2003