Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication of insulated gate gallium arsenide FET with self-aligned source/drain and submicron channel length

Fabrication of insulated gate gallium arsenide FET with self-aligned source/drain and submicron channel length

US Patent 4689869 · Granted Sep 1, 1987

Estimated economic value: $39,226,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making a high performance MESFET with multiple quantum wells1995
Method of making carrier conduction conductor-insulator semiconductor (CIS) tran1995
Carrier conduction conductor-insulator semiconductor (CIS) transistor1995
High performance MESFET with multiple quantum wells1994
Bipolar transistor integrated circuit technology1991
Process for fabricating complementary vertical transistor memory cell1991
Bipolar transistor integrated circuit technology1990
Method of making heterojunction bipolar transistors1990
Heterojunction bipolar transistors1990
Formation of laser mirror facets and integration of optoelectronics1990
High speed GaAs MESFET having refractory contacts and a self-aligned cold gate f1989
Method for improving the planarity and passivation in a semiconductor isolation 1987