Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for improving the planarity and passivation in a semiconductor isolation trench arrangement

Method for improving the planarity and passivation in a semiconductor isolation trench arrangement

US Patent 4663832 · Granted May 12, 1987

Estimated economic value: $36,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bipolar transistor integrated circuit technology1991
Process for fabricating complementary vertical transistor memory cell1991
Bipolar transistor integrated circuit technology1990
Method of making heterojunction bipolar transistors1990
Heterojunction bipolar transistors1990
Formation of laser mirror facets and integration of optoelectronics1990
Fabrication of insulated gate gallium arsenide FET with self-aligned source/drai1987
One mask technique for substrate contacting in integrated circuits involving dee1986
Self-aligned metal field effect transistor integrated circuits using polycrystal1984
Self-aligned metal process for field effect transistor integrated circuits using1984
Self-aligned metal process for field effect transistor integrated circuits using1983
Method of making high performance bipolar transistor with polysilicon base conta1982