Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Speed up of up-going transition of TTL or DTL circuits under high _capacitive load

Speed up of up-going transition of TTL or DTL circuits under high _capacitive load

US Patent 4656367 · Granted Apr 7, 1987

Estimated economic value: $23,147,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing compact current mode logic (CML) inductor capacitor (LC) voltage co2015
Implementing differential resonant clock with DC blocking capacitor2014
Measurement arrangement for determining the characteristic line parameters by me2011
Power supply current spike reduction techniques for an integrated circuit2011
Automatic check for cyclic operating conditions for SOI circuit simulation2007
Press-fit chip package2004
SOI transistor with body contact and method of forming same2003
CMOS integrated semiconductor circuit1998
Clock pulse measuring and deskewing system and process1994
Module for electronic package1994
Method for manufacturing an integrated circuit chip bump electrode using a polym1993
Integrated circuit package1992