Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel register transfer mechanism for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes

Parallel register transfer mechanism for a reduction processor evaluating programs stored as binary directed graphs employing variable-free applicative language codes

US Patent 4654780 · Granted Mar 31, 1987

Estimated economic value: $4,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Object based content management system and method2018
System, method and computer program product for multilingual content management2017
Systems and methods for managing content variations in content delivery cache2017
System, method and computer program product for multilingual content management2016
System and method for managing content variations in a content deliver cache2016
Object based content management system and method2016
System and method for managing page variations in a page delivery cache2015
Event-driven invalidation of pages for web-based applications2015
Method and system for modeling of system content2015
System and method for managing page variations in a page delivery cache2014
Event-driven regeneration of pages for web-based applications2014
Method and system for modeling of system content for businesses2013