{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dynamic row buffer circuit for DRAM", "item": "https://www.patentleaderboard.com/patent/4649516"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic row buffer circuit for DRAM

Dynamic row buffer circuit for DRAM

US Patent 4649516 · Granted Mar 10, 1987

Estimated economic value: $23,342,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache line replacement techniques allowing choice of LFU or MFU cache line repla2011
Cache line replacement techniques allowing choice of LFU or MFU cache line repla2011
eDRAM hierarchical differential sense AMP2010
Hierarchical 2T-DRAM with self-timed sensing2010
Fast, stable, SRAM cell using seven devices and hierarchical bit/sense line2009
Hierarchical six-transistor SRAM2008
eDRAM hierarchical differential sense amp2008
Hierarchical 2T-DRAM with self-timed sensing2008
Cache line replacement techniques allowing choice of LFU or MFU cache line repla2008
DRAM hierarchical data path2007
Cache with selective least frequently used or most frequently used cache line re2006
Method and system for generating user-interface output sequences2006