Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wrap-around logic for interprocessor communications

Wrap-around logic for interprocessor communications

US Patent 4639860 · Granted Jan 27, 1987

Estimated economic value: $4,518,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing system having a bus command generated by one subsystem on behalf1995
Multiprocessor system with centralized initialization, testing and monitoring of1993
Bus monitor with time stamp means for independently capturing and correlating ev1993
Bus monitor with selective capture of independently occuring events from multipl1993
Bus monitor with means for selectively capturing trigger conditions1993
Bus monitor with dual port memory for storing selectable trigger patterns1992
Segment descriptor present bit recycle and detect logic for a memory management 1989
Device and method for filleting fish1988
FIFO buffer to cache memory1985
Data steering logic for the output of a cache memory having an odd/even bank str1984
Odd/even bank structure for a cache memory1984
Diagnostic subsystem for a cache memory1983