Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming power paths in an IC by combined depletion and enhancement implants

Programming power paths in an IC by combined depletion and enhancement implants

US Patent 4633572 · Granted Jan 6, 1987

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

EPROM in high density CMOS having added substrate diffusion1999
Method of making EPROM in high density CMOS having metallization capacitor1999
EPROM in double poly high density CMOS1999
Method and apparatus for tuning and aligning an FM receiver1995
Multilayer metallization for silicon semiconductor devices including a diffusion1994
Method of making a high voltage implanted channel device for VLSI and ULSI proce1994
Method of manufacturing CMOS integrated circuit with EEPROM1992
CMOS integrated circuit with EEPROM and method of manufacture1991
Phase locked loop circuit with digital control1991
Uses for buried contacts in integrated circuits1987
Uses for buried contacts in integrated circuits1985
Method of making strain sensor in fragile web1982