Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for expediting sub-unit and memory communications in a microprocessor implemented data processing system having a multibyte system bus that utilizes a bus command byte

Apparatus for expediting sub-unit and memory communications in a microprocessor implemented data processing system having a multibyte system bus that utilizes a bus command byte

US Patent 4630194 · Granted Dec 16, 1986

Estimated economic value: $22,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for direct memory to peripheral and peripheral to memory da1989
Apparatus and method for synchronization of peripheral devices via bus cycle alt1986