Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system

Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system

US Patent 4628445 · Granted Dec 9, 1986

Estimated economic value: $30,366,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Empty indicators for weighted fair queues2007
File table copy protection for a storage device when storing streaming content2005
Remultiplexing audio/video PES streams from an MPEG transport system2004
Processing errors in MPEG data as it is sent to a fixed storage device2003
Method and apparatus for transmission on a 2-bit channel using 3b/4b code2003
Method and apparatus for coalescing and packetizing data2000
Peripheral component interconnect (PCI) architecture having hot-plugging capabil1999
Channel and control unit having a first I/O program protocol for communication w1992
Channel and control unit having a first I/O program protocol for communication w1992
Microprocessor implemented data processing system capable of emulating execution1990
Microprocessor implemented data processing system capable of emulating execution1990
Apparatus and method for direct memory to peripheral and peripheral to memory da1989