Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Unitary multiplexer-decoder circuit

Unitary multiplexer-decoder circuit

US Patent 4613774 · Granted Sep 23, 1986

Estimated economic value: $9,301,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop for an FPGA architecture2011
Delay locked loop for an FPGA architecture2009
Delay locked loop for and FPGA architecture2007
Delay locked loop for an FPGA architecture2005
Delay locked loop for an FPGA architecture2004
Method and apparatus for mapping test signals of an integrated circuit1994
ECL gate circuit having internally generated reference voltages1986
Merging of logic function circuits to ECL latch or flip-flop circuit1986
Dynamic push-pull for ECL1986
Logic level translator circuit for integrated circuit semiconductor devices havi1986