Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for source/drain self-alignment in stacked CMOS

Method for source/drain self-alignment in stacked CMOS

US Patent 4603468 · Granted Aug 5, 1986

Estimated economic value: $5,002,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for encoding and decoding a turbo code in an integrated mod2002
Method for fabricating stacked CMOS transistors with a self-aligned silicide pro1987
Localized epitaxy for VLSI devices1984
Method of fabricating display with semiconductor circuits on monolithic structur1983
Retaining wall technique to maintain physical shape of material during transient1983
Method of producing monocrystal on insulator1982