Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Master-slave flip-flop arrangement with slave section having a faster output transistion and a greater resistance to output degradation

Master-slave flip-flop arrangement with slave section having a faster output transistion and a greater resistance to output degradation

US Patent 4517475 · Granted May 14, 1985

Estimated economic value: $3,385,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Split level bus1991
ECL to TTL/CMOS translator using a single power supply1990
Differential emitter-coupled-logic bus driver1989
Tri-state logic gate having reduced Miller capacitance1986
Enabling circuitry for logic circuits1983