Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tri-state logic gate having reduced Miller capacitance

Tri-state logic gate having reduced Miller capacitance

US Patent 4585959 · Granted Apr 29, 1986

Estimated economic value: $4,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fan out buffer and method therefor2008
Delay circuit and method therefor2007
Interface system and method therefor2007
Cross-talk reduction circuit and method therefor2006
High slew ECL device and method therefor2006
Method of forming a wide bandwidth differential amplifier and structure therefor2006
Method of forming a reference voltage generator and structure therefor2005
Differential logic circuit and method of use2001
Circuit and method of compensating for membrane stress in a sensor2001
Piezoresistive sensor bridge having overlapping diffused regions to accommodate 2000
Circuit and method of compensating for non-linearities in a sensor signal1998
Edge die bond semiconductor package1996