Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming recessed isolated regions

Method for forming recessed isolated regions

US Patent 4506435 · Granted Mar 26, 1985

Estimated economic value: $18,335,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-curvature cavity for semiconductor epitaxy2019
Microwave annealing of flowable oxides with trap layers2019
Modified tungsten silicon2019
Airgaps to isolate metallization features2018
Hydroxyl group termination for nucleation of a dielectric metallic oxide2017
Integrated circuit structure having thin gate dielectric device and thick gate d2017
Hydroxyl group termination for nucleation of a dielectric metallic oxide2016
Semiconductor device including graded gate stack, related method and design stru2016
Method of manufacturing scaled equivalent oxide thickness gate stacks in semicon2015
Concurrently forming nFET and pFET gate dielectric layers2015
Composite high-k gate dielectric stack for reducing gate leakage2015
Insulating layers on different semiconductor materials2013