Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory address permutation apparatus

Memory address permutation apparatus

US Patent 4506364 · Granted Mar 19, 1985

Estimated economic value: $28,249,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for tuning a digital design for synthesized random logic circuit macros i2006
Method of optimizing and analyzing selected portions of a digital integrated cir2006
Method and apparatus for programmable LBIST channel weighting2003
Fault tolerant memory1997
Fault tolerant memory1995
Fast access memory structure1994
Memory organization with arrays having an alternate data port facility1992
Memory organization with arrays having an alternate data port facility1992
On-chip bit reordering structure1989
High speed buffer store arrangement for quick wide transfer of data1989
Memory structure for nonsequential storage of block bytes in multi-bit chips1989
ECC circuit failure detector/quick word verifier1988