Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligning process for placing a barrier metal over the source and drain regions of MOS semiconductors

Self-aligning process for placing a barrier metal over the source and drain regions of MOS semiconductors

US Patent 4478679 · Granted Oct 23, 1984

Estimated economic value: $2,805,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor structure and fabrication method thereof2012
Semiconductor structure and fabrication method thereof2012
Lateral diffused metal oxide semiconductor (LDMOS) devices with electrostatic di2011
Method of forming dielectric layer with low dielectric constant2001
Method of protecting gate oxide2001
Method for measuring capacitance of passive device region2001
Method of manufacturing electrostatic discharge protective circuit2001
Method of fabricating semiconductor device for preventing antenna effect2000
Method of manufacturing electrostatic discharge protective circuit2000
Method for avoiding plasma damage2000
Method for fabricating an electrostatistic discharge protection device to protec2000
Method of making porous-Si capacitors for high density drams cell1998