Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations

Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations

US Patent 4456954 · Granted Jun 26, 1984

Estimated economic value: $14,457,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for dynamic storage reconfiguration in a partitioned enviro1998
Multi-zone relocation facility computer memory system1997
System for transferring data between I/O devices and main or expanded storage un1995
Guest/host extended addressing method and means with contiguous access list entr1995
Scheduling normally interchangeable facilities in multiprocessor computer system1995
Data processing control of second-level quest virtual machines without host inte1995
Apparatus and method for TLB purge reduction in a multi-level machine system1994
Computer system permitting switching between architected and interpretation inst1994
Excessive error correction control1993
CPU expansive gradation of I/O interruption subclass recognition1993
Handling errors in the C bit of a storage key1990
Logical resource partitioning of a data processing system1989