Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fabrication method for vertical PNP structure with Schottky barrier diode emitter utilizing ion implantation

Fabrication method for vertical PNP structure with Schottky barrier diode emitter utilizing ion implantation

US Patent 4412376 · Granted Nov 1, 1983

Estimated economic value: $25,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

CMOS device and circuit and method of operation dynamically controlling threshol2001
Low voltage CMOS circuit for on/off chip drive at high voltage2000
Method and apparatus for testing quiescent current in integrated circuits1999
Method and apparatus for testing quiescent current in integrated circuits1998
Reduced power VLSI chip and driver circuit1995
Mixed voltage output buffer circuit1995
Thermal memory cell and thermal system evaluation1992
Thermal memory cell and thermal system evaluation1991
Dual electron injection structure and process with self-limiting oxidation barri1987
On chip charge trap compensated high voltage converter1984
Process for fabricating semi-conductive oxide between two poly silicon gate elec1984
High voltage on chip FET driver1984