Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating self-aligned MOS devices and independently formed gate dielectrics and insulating layers

Method of fabricating self-aligned MOS devices and independently formed gate dielectrics and insulating layers

US Patent 4397077 · Granted Aug 9, 1983

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated security, orchestration, automation, and response (SOAR) service app m2025
Software development observability platform2025
Complex action parameter support in a visual playbook editor2025
Portable adjustable frame system2025
Computational reduction vaccine for Covid-19 BIN1002024
History logging for samples of biological material2024
Computational reduction vaccine for Covid-19 originating from Civet Sars, Bat Sa2023
Computational reduction vaccine for Covid-19 Bin752023
Integrated multilevel memory apparatus and method of operating same2023
Integrated memory device and method of operating same2021
Hanson-Haber aircraft engine for the production of stratospheric compounds and f2021
Changing parameters in a tested system using virtual working pages2011