Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit arrangement for capacitive read signal amplification in an integrated semiconductor store with storage cells in MTL technology

Circuit arrangement for capacitive read signal amplification in an integrated semiconductor store with storage cells in MTL technology

US Patent 4397002 · Granted Aug 2, 1983

Estimated economic value: $14,151,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system to improve usage of an instruction window buffer in multi-proc2005
Method and data processing system for data lookups2002
Multiport memory cell having a reduced number of write wordlines2001
Multiport memory cell having a reduced number of write wordlines2000
High pressure magnetron cathode assembly and sputtering apparatus utilizing same2000
Circular buffer with n sequential real and virtual entry positions for selective1999
System and method for testing self-timed memory arrays1999
Restore function for memory cells using negative bitline-selection1998
Static wordline redundancy memory device1998
Method and apparatus for synchronized pipeline data access of a memory system1997
Thermal triggering device for sprinklers for stationary fire-extinguishing syste1991
Memory cell with active device for saturation capacitance discharge prior to wri1990