Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating improved complementary metal oxide semiconductor devices

Method for fabricating improved complementary metal oxide semiconductor devices

US Patent 4391650 · Granted Jul 5, 1983

Estimated economic value: $9,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tarping system for flatbed trailers2011
Process for fabricating a contactless floating gate memory array utilizing wordl1992
Hierarchical key management system1989
Mixed dielectric process and nonvolatile memory device fabricated thereby1985
Mixed dielectric process and nonvolatile memory device fabricated thereby1985
Unified CMOS/SNOS semiconductor fabrication process1985
Polysilicon-doped-first CMOS process1983
Earom cell matrix and logic arrays with common memory gate1983
Data security module1982
Low voltage nonvolatile memory device1982
Multiple module serial link encryption unit or similar article1982
Method for conditioning nitride surface1982