Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating CMOS in P substrate with single guard ring using local oxidation

Method for fabricating CMOS in P substrate with single guard ring using local oxidation

US Patent 4385947 · Granted May 31, 1983

Estimated economic value: $11,435,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pattern recognition alignment system1997
Method of making integrated circuit with high current transistor and CMOS transi1991
Method for making a vertical power DMOS transistor with small signal bipolar tra1990
Memory device with interconnected polysilicon layers and method for making1988
Memory device with interconnected polysilicon layers and method for making1988
Memory device with interconnected polysilicon layers and method for making1987
Memory device with interconnected polysilicon layers and method for making1987
Method for making a self-aligned CMOS EPROM wherein the EPROM floating gate and 1987
Method for making a self-aligned CMOS EPROM wherein the EPROM floating gate and 1987
Method of making a CMOS EPROM with independently selectable thresholds1986
Method of making a CMOS EPROM with independently selectable thresholds1986
Method for double doping sources and drains in an EPROM1986