Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming polycrystalline silicon lines and vias on a silicon substrate

Method of forming polycrystalline silicon lines and vias on a silicon substrate

US Patent 4319954 · Granted Mar 16, 1982

Estimated economic value: $1,655,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing device for simulating frictional wear behaviors of threaded joint of dri2025
Hydrogenation of polysilicon thin film transistors2000
Patterning silicon carbide films1999
Method of making contacts on an integrated circuit1999
Treatment of planarizing layer in multilayer electron beam resist1989
Method of reducing electrostatic charge on ion-implanted devices1988
Process of forming a resist structure on substrate having topographical features1988
Formation of thin-film resistors on silicon substrates1988
Spin-coating procedure1988
Alignment key and method of making the same1988
Treatment of planarizing layer in multilayer electron beam resist1987
Silicon light emitting device and a method of making the device1987