Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for qualifying biased burn-in integrated circuits on a wafer level

Method for qualifying biased burn-in integrated circuits on a wafer level

US Patent 4281449 · Granted Aug 4, 1981

Estimated economic value: $2,102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for sensing seismic acoustic signals2022
System and method for improved seismic acoustic sensor performance2019
Semiconductor packaging method2000
Semiconductor packaging apparatus1999
Trench-resident interconnect structure1991
Method of measuring misalignment between levels on a substrate1985
Process for fabrication of high-speed radiation hard bipolar semiconductor devic1984
Method of serialization of dice1983
Mesa bipolar memory cell and method of fabrication1983
Method of fabricating mesa bipolar memory cell utilizing epitaxial deposition, s1981
Method of fabricating surface contacts for buried layer into dielectric isolated1981
Method for qualifying biased integrated circuits on a wafer level1981