Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-situ test and diagnostic circuitry and method for CML chips

In-situ test and diagnostic circuitry and method for CML chips

US Patent 4183460 · Granted Jan 15, 1980

Estimated economic value: $11,382,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Conducting transactions between local and remote computer systems2022
Programmable thin film filament resistor and method of constructing same1999
Transmission lines for wafer-scale integration and method for increasing signal 1993
Transmission lines for wafer-scale integration and method for increasing signal 1992
Wafer scale package system and header and method of manufacture thereof1990
ECL output with Darlington or common collector-common emitter drive1989
Wafer and method of making same1989
Cable system1989
Multi-level ECL series gating with temperature-stabilized source current1988
Unbuffered TTL-to-ECL translator with temperature-compensated threshold voltage 1988
Flip-flop control circuit1986
Method of testing networks on a wafer having grounding points on its periphery1984