Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a memory structure having stacked data lines and conductive structures on sides thereof

Method for manufacturing a memory structure having stacked data lines and conductive structures on sides thereof

US Patent 12513903 · Granted Dec 30, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory circuitry and methods used in forming memory circuitry2025
System for predicting properties of structures, imager system, and related metho2025
Memory array having an intervening material between adjacent memory blocks with 2025
Microelectronic devices including slot structures, and related electronic system2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Microelectronic devices including stadium structures2025
Electronic devices including support pillars in slot regions, and related memory2025
Electronic devices including support pillars in slot regions, and related memory2025
Microelectronic devices and related memory devices2025
Microelectronic devices and related memory devices2025
Microelectronic devices including pillars with partially-circular upper portions2025
Semiconductor devices comprising carbon-doped silicon nitride and related method2025