Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Load-reduced DRAM stack

Load-reduced DRAM stack

US Patent 12498864 · Granted Dec 16, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic, random-access memory with hidden memory scrubbing2025
Multidrop optical input/output module2025
Dynamic random access memory (DRAM) device with variable burst lengths2025
Memory device having hidden refresh2025
Row hammer mitigation2025
Energy-efficient error-correction-detection storage2025
Multi-modal refresh of dynamic, random-access memory2025
Memory module with persistent calibration2025
Integration of compression algorithms with error correction codes2025
System application of DRAM component with cache mode2025
Methods and circuits for aggregating processing units and dynamically allocating2025
Partial array refresh timing2025