Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing burst transfers for predicated memory accesses in loop bodies for high-level synthesis

Implementing burst transfers for predicated memory accesses in loop bodies for high-level synthesis

US Patent 12488166 · Granted Dec 2, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inter-kernel dataflow analysis and deadlock detection2025
Early detection of sequential access violations for high level synthesis2023
Early detection of sequential access violations for high level synthesis2023
Static and automatic inference of inter-basic block burst transfers for high-lev2023
Static and automatic inference of inter-basic block burst transfers for high-lev2023
Unified container for hardware and software binaries2023
Data-driven platform characteristics capture and discovery for hardware accelera2022
High-level synthesis implementation of data structures in hardware2022
High-level synthesis implementation of data structures in hardware2022
High-level synthesis vector library for single-instruction multiple data program2022
High-level synthesis vector library for single-instruction multiple data program2022
Enabling integrity and authenticity of design data2021