Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-cell, MAC array and bit-width reconfigurable mixed-signal in-memory computing module

Sub-cell, MAC array and bit-width reconfigurable mixed-signal in-memory computing module

US Patent 12487795 · Granted Dec 2, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for generating test cases for visual train positioning2025
Rapid drought monitoring and identification method for winter wheat based on UAV2025
Suspended-type spot welding device convenient for welding and assembling of vari2025
Sub-cell, mac array and bit-width reconfigurable mixed-signal in-memory computin2024
Sub-cell, mac array and bit-width reconfigurable mixed-signal in-memory computin2024
Capacitor-enhanced comparator for switched-capacitor (SC) circuits with reduced 2020
Out-of-range voltage detection and protection2019
Concealed door closer2015
Circuit for digitizing a sum of signals2015
Multiphase addressing method for transferring address information2011
Device identification2008
Method of substantially reducing hazardous pathogens on the surface of food prod1996