Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-cell, mac array and bit-width reconfigurable mixed-signal in-memory computing module

Sub-cell, mac array and bit-width reconfigurable mixed-signal in-memory computing module

US Patent 11948659 · Granted Apr 2, 2024

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sub-cell, MAC array and bit-width reconfigurable mixed-signal in-memory computin2025
Sub-cell, MAC array and bit-width reconfigurable mixed-signal in-memory computin2025
Method and system for virtually coupled train set control2025
Relative velocity based train protection method and apparatus2025
Function allocation for automated driving systems2024
Cartridge-type rivet feeding mechanism of flow drill screwing device2024
Time division interleaving band-pass filter for use in voice activity detection2024
Time division interleaving band-pass filter for use in voice activity detection2024
Region merging image segmentation algorithm based on boundary extraction2021
Capacitor-enhanced comparator for switched-capacitor (SC) circuits with reduced 2020
Band-pass filter2019
Out-of-range voltage detection and protection2019