Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit chip including a passivation nitride layer in contact with a high voltage bonding pad and method of making

Integrated circuit chip including a passivation nitride layer in contact with a high voltage bonding pad and method of making

US Patent 12463163 · Granted Nov 4, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit chip including a passivation nitride layer in contact with a 2024
Integrated circuit chip including a passivation nitride layer in contact with a 2024
Integrated circuit chip including a passivation nitride layer in contact with a 2024
Semiconductor structure with partially embedded insulation region and related me2022
Semiconductor die with buried capacitor, and method of manufacturing the semicon2021
Semiconductor structure with partially embedded insulation region2020
Electronic device with integrated galvanic isolation, and manufacturing method o2019
Semiconductor device with buried metallic region, and method for manufacturing t2018
Semiconductor device with buried metallic region, and method for manufacturing t2018
Electronic device with integrated galvanic isolation, and manufacturing method o2018
Integrated device with raised locos insulation regions and process for manufactu2017
Integrated device with raised locos insulation regions and process for manufactu2015